

Model Name: P35-DS3P 1.1

SHEET TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4_LGA775_A
06	P4_LGA775_B
07	P4_LGA775_C
08	P4_LGA775_D
09	GMCH-BEARLAKE_HOST
10	GMCH-BEARLAKE_DDRII
11	GMCH-BEARLAKE_PCI E, DMI
12	GMCH-BEARLAKE_INT VGA
13	GMCH-BEARLAKE_GND
14	DDRII CHANNEL A 1,2
15	DDRII CHANNEL B 1,2
16	DDRII TERMINATION
17	PCI EXPRESS*16 SLOT
18	ICH9 PCI, USB, DMI, LAN
19	ICH9 GPIO, CTRL
20	ICH9 SATA, FAN PWM
21	ICH9 VCC, GND
22	CLOCK GEN ICS9LPRS587
23	PCI EXPRESS X4 PORT1 SLOT
24	PCI SLOT 1, 2
25	PCI EXPRESS X1 SLOTS ,SW
26	ITE 8718 CX ,TPM
27	COM_LPT, -PROHOT,DYNAMIC OC

SHEET TITLE

28	DUAL BIOS
29	ALC889
30	REAR AUDIO JACK
31	VCORE PWM_ISL6327CRZ-1
32	VCORE PWM_ISL6327CRZ-1
33	DISCRETE POWER I
34	DISCRETE POWER II
35	ATX POWER
36	REALTEK RTL8111B
37	FP,FUSB,FDD
38	TI TSB43AB23 1394
39	JMB363
40	HWM,KB/MS, FAN CTRL
41	
42	
43	
44	

Gigabyte Technology

Title			
Cover Sheet			
Size	Document Number	Rev	
Custom	P35-DS3P	1.1	
Date:	Tuesday, July 24, 2007	Sheet	1 of 40


GA-P35-DS4 Version: 1.01

Circuit or PCB layout change
for next version

Component value change history


[illegible][illegible]

BLOCK DIAGRAM



LOW	5				4		3		2		1				
	ICH9 GPIO LIST TABLE														
PIN NAME		PWR WELL		AFTER/ ELTRST IN		USAGE		NOTE							
GP0		MAIN		IN		VTT_GMCH_OV3									
GP1/TACH1		MAIN		IN		ICH_FAN_TACH1		P/U 8.2K VCC3							
GP2/PIRQE#		MAIN		IN		-PIRQE		P/U 8.2K VCC3							
GP3/PIRQF#		MAIN		IN		-PIRQF		P/U 8.2K VCC3							
GP4/PIRQG#		MAIN		IN		-PIRQG		P/U 8.2K VCC3							
GP5/PIRQH#		MAIN		IN		-PIRQH		P/U 8.2K VCC3							
GP6/TACH2		MAIN		IN		ICH_FAN_TACH2		P/U 8.2K VCC3							
GP7/TACH3		MAIN		IN		ICH_FAN_TACH3		P/U 8.2K VCC3							
GP8		STBY		IN		DDR18V_OV4									
GP9		STBY		H-Z		GPIO9(DUALBIOS_INPUT)									
GP10		STBY		H-Z		DDR18V_OV5		P/D 100K GND/X							
GP11/SMBALERT#		STBY		NATIVE		-SMBALRT		P/U 8.2K 3VDUAL							
GP12		STBY		L	OUT	AUDIO_DETECT		P/U 8.2K VCC3							
GP13		STBY		L	IN	-LPCPME		P/U 8.2K 3VDUAL							
GP14		STBY		H-Z		DDR18V_OV2		P/U 8.2K 3VDUAL							
GP15		STBY		H-Z		SPI_WP		STP_PCI#							
GP16		MAIN		L	OUT	DUAL BIOS CONTROL		N/A							
GP17/TACH0		MAIN		IN		ICH_FAN_TACH0		P/U 8.2K VCC3							
GP18		MAIN		H	OUT	MB_ID1		P/U 8.2K VCC3							
GP19		MAIN		IN		VCC15_OV1		P/U 8.2K VCC3/X							
GP20		MAIN		OUT		-SPI_WP0		P/U 1K 3VCL							
GP21		MAIN		IN		VCC15_OV3		P/U 8.2K VCC3							
GP22		MAIN		IN		VCORE_OV3		P/U 8.2K VCC3							
GP23		MAIN		OUT		-LDRQ1		P/U 8.2K VCC3							
GP24		STBY		OUT		TLS		P/U 8.2K 3VDUAL							
GP25		STBY		IN		MB_ID2(STP_CPU-)		P/U 8.2K 3VDUAL							
GP26/S4_STATE#		STBY		OUT		MB_ID0		P/U 8.2K 3VDUAL							
GP27		STBY		OUT/LOW		GPIO27(EL_STATE0)		P/U 8.2K 3VDUAL							
GP28		STBY		OUT/LOW		DUAL BIOS CONTROL		N/A							
GP29/OC5#		STBY		IN		-USBOC_R		P/U FUSEVCC							
GP30/OC6#		STBY		IN		-USBOC_R		P/U FUSEVCC							
GP31/OC7#		STBY		IN		-USBOC_R		P/U FUSEVCC							
GP32		MAIN		OUT		DUAL_BIOS		P/U 100K+1M VCC3							
GP33		MAIN		OUT											
GP34		MAIN		OUT/LOW				N/A							
GP35		MAIN		L	OUT	400K FS CONTROL		N/A							
GP36		MAIN		IN		DUAL BIOS CONTROL		P/U 8.2K VCC3							
GP37		MAIN		IN		150K FS CONTROL		P/U 8.2K VCC3							
GP38		MAIN		IN		VCORE_OV2		P/U 8.2K VCC3							
GP39		MAIN		IN		GPIO39		P/D 8.2K GND							
GP48		MAIN		IN		VCORE_OV1		P/U 8.2K VCC3							
GP49		MAIN		IN		STARPPING		P/D 8.2K							




PIN NAME		PWR WELL		AFTER/ ELTRST	USAGE	NOTE				
GP50		MAIN		IN	REQ1#					
GP51		MAIN		IN	GNT1#	P/U 8.2K VCC3				
GP52		MAIN		IN	REQ2#	P/U 8.2K VCC3				
GP53		MAIN		IN	GNT2#	P/U 8.2K VCC3				
GP54		MAIN		IN	REQ3#	P/U 8.2K VCC3				
GP55		MAIN		IN	GNT3#	P/U 8.2K VCC3				
GP56		STBY		IN	VCORE_OV5					
GP57		STBY		IN	VCORE_OV4					
GP58		STBY		IN	SPI_CS1#					
GP59		STBY			-USBOC_R					
GP60		STBY			LINKALRT#					











	3 pin FAN control	4 pin FAN control	FAN speed	Controller
CPU FAN	FANPWM1	FANPWM3	FANIO1	IT8718
	ICH_FAN_PWM2	ICH_FAN_PWM0	ICH_FAN_TACH0	ICH8
SYS FAN	FANPWM2	N/A	FANIO2	IT8718
	ICH_FAN_PWM1	N/A	ICH_FAN_TACH1	ICH8
PWR FAN	N/A	N/A	FANIO3	IT8718
			ICH_FAN_TACH2	ICH8

VCORE_OV5



Gigabyte Technology			
Title			
TABLE LIST			
Size	Document Number		
B	P35-DS3P		
Date: Tuesday, July 24, 2007			Rev
Sheet 4 of 40			1.1





0.635V ,INTEL recommend





Gigabyte Technology			
Title			
P4_LGA775-A			
Size	Document Number	P35-DS3P	
B		Rev	
Date: Tuesday, July 24, 2007		Sheet 5 of 40	
		1.1	




FOR ALL DDR CLK RATIO









CPU-SK/775/S/15



CPU-SK/775/S/15







CPU-SK/775/S/15




CPU-SK/775/S/15





Gigabyte Technology

Title					P4_LGA775-E,F,G,H				
Size	Document Number				P35-DS3P				Rev
B									1.1
Date:	Tuesday, July 24, 2007				Sheet	8	of	40	




Gigabyte Technology			
Title			
GMCH-HOST			
Size	Document Number	P35-DS3P	
B		Rev	1.1
Date:	Tuesday, July 24, 2007	Sheet	9 of 40






GPIO27	GPIO9	VOLTAGE
GPO/Low	GPI	Default
GPI	GPI	+10%
GPO/Low	GPO/Low	-10%

ICH






OV



UV





MODT_A0.3i	MODT_A0.3j (10,16)
-DQSA0.7i	-DQSA0.7j (10)
DQSA0.7i	DQSA0.7j (10)
DMA0.7i	DMA0.7j (10)

Gigabyte Technology			
File			
DDR11 CHANNEL A			
Size	Document Number	Rev	
C	P35-DS3P	1.1	
Date	Sheet	14	of 40




DDR TERMINATION CHANNEL A




DDRVTT Decouple



DDR18V Decouple



DDRVTT Decouple





SBAA[0..2] <- SBAA[0..2] (10,14)

-CSA[0..3] <- -CSA[0..3] (10,14)

CKEA[0..3] <- CKEA[0..3] (10,14)

MAAA[0..14] <- MAAA[0..14] (10,14)

MODT_A[0..3] <-> MODT_A[0..3] (10,14)



(10,14) -SCASA >-> R165 33/4
(10,14) -SWEA >-> R167 33/4
(10,14) -SRASA >-> R169 33/4


MODT_A0 R1612 33/4
MODT_A1 R1613 33/4
MODT_A2 R1614 33/4
MODT_A3 R1615 33/4

MAAA8 R1618 33/4
MAAA7 R1619 33/4
MAAA4 R117 33/4
MAAA1 R119 33/4
MAAA13 R121 33/4
MAAA2 R1620 33/4
MAAA3 R125 33/4
SBAA2 R1621 33/4
SBAA1 R129 33/4
MAAA10 R131 33/4
MAAA0 R133 33/4
CKEA0 R135 33/4
CKEA3 R137 33/4
CKEA2 R139 33/4
CKEA1 R141 33/4
-CSA3 R143 33/4
-CSA1 R145 33/4
-CSA2 R147 33/4
-CSA0 R149 33/4





MAAA5 R152 33/4
MAAA6 R154 33/4
MAAA9 R156 33/4
MAAA11 R158 33/4
MAAA12 R160 33/4
SBAA0 R162 33/4
MAAA14 R1678 33/4

DDR TERMINATION CHANNEL B

DDR18V Decouple



DDRVTT Decouple




MODT_B[0..3] <-> MODT_B[0..3] (10,15)

SBAB[0..2] <- SBAB[0..2] (10,15)

-CSB[0..3] <- -CSB[0..3] (10,15)

CKEB[0..3] <- CKEB[0..3] (10,15)


MAAB[0..14] <-> MAAB[0..14] (10,15)










MAAB14 R1677 33/4
MAAB1 R1616 33/4
MAAB2 R1617 33/4
MAAB4 R114 33/4
MAAB3 R116 33/4
MAAB5 R118 33/4
MAAB6 R120 33/4
MAAB13 R122 33/4
MAAB8 R124 33/4
MAAB7 R126 33/4
MAAB9 R128 33/4
MAAB11 R130 33/4
MAAB12 R1622 33/4
MODT_B0 R134 33/4
MODT_B1 R136 33/4
MODT_B2 R138 33/4
MODT_B3 R140 33/4
SBAB1 R142 33/4
SBAB0 R144 33/4
MAAB10 R146 33/4
MAAB0 R148 33/4
CKEB0 R150 33/4
CKEB1 R151 33/4
CKEB3 R153 33/4
CKEB2 R155 33/4
-CSB3 R157 33/4
-CSB2 R159 33/4
-CSB1 R161 33/4
-CSB0 R163 33/4
SBAB2 R164 33/4
(10,15) -SWEB >-> R166 33/4
(10,15) -SCASB >-> R168 33/4
(10,15) -SRASB >-> R170 33/4


Gigabyte Technology


Title			DDRII TERMINATOR
Size	Document Number	P35-DS3P	
Custom			Rev 1.1
Date:	Tuesday, July 24, 2007	Sheet	16 of 40











Gigabyte Technology

Title

CK505 CLK GEN

Size
Custom



Document Number

P35-DS3P

Rev
1.1

Date: Tuesday, July 24, 2007

Sheet 22 of 40





Color must
be Orange


PCI-E/16X-65P/OR/RIGHT PUSH


Gigabyte Technology			
Title			
PCI EXPRESS X 4 PORT			
P35-DS3P			
Size	Document Number	Rev	1.1
Custom			
Date:	Tuesday, July 24, 2007	Sheet	23 of 40

PCI1,2 SLOT




For Vih level consideration







Gigabyte Technology


Title			
HD AUDIO ALC889A			
Size	Document Number		Rev
Custom	P35-DS3P		1.1
Date:	Tuesday, July 24, 2007	Sheet	29 of 40



ATX POWER CONNECTOR




HOLE_3-2--->有鉛



Gigabyte Technology




Title		
ATX POWER CONNECTOR		
Size	Document Number	Rev
B	P35-DS3P	1.1
Date:	Tuesday, July 24, 2007	Sheet 35 of 40

PCIE-1G LAN




USB_LAN CONNECTOR


LAN 100 歐姆:[20/7/8/7/20]




FRONT USB1




FRONT USB2




FRONT USB3




FRONT USB OC1




USB POWER




FLOPPY



SATA LED















INTEL FRONT PANEL




Gigabyte Technology


Title			
FP,F_USB,USB PWR,FDD,BZ			
Size	Document Number	P35-DS3P	
Custom		Rev 1.1	
Date:	Tuesday, July 24, 2007	Sheet	37 of 40



TEMP H/W MONITOR




CASE OPEN




Case Open Circuits


VOLTAGE-- H/W MONITOR




KB/MS




CPU SMART FAN



ICH8 FAN CTRL VCC3



SYS FAN



<i>Gigabyte Technology</i>			
Title HWM,KB/MS, FAN CTRL			
Size Custom	Document Number P35-DS3P		Rev 1.1
Date:	Tuesday, July 24, 2007	Sheet	40 of 40

Title			
HWM,KB/MS, FAN CTRL			
Size	Document Number	Rev	
Custom	P35-DS3P	1.1	
Date:	Tuesday, July 24, 2007	Sheet	40 of 40